Study-unit
| Course name | Computer science and electronic engineering |
|---|---|
| Study-unit Code | A003164 |
| Curriculum | Ingegneria elettronica |
| Lecturer | Pisana Placidi |
| Lecturers |
|
| Hours |
|
| CFU | 9 |
| Course Regulation | Coorte 2023 |
| Supplied | 2024/25 |
| Supplied other course regulation | |
| Learning activities | Caratterizzante |
| Area | Ingegneria elettronica |
| Sector | ING-INF/01 |
| Type of study-unit | Obbligatorio (Required) |
| Type of learning activities | Attività formativa monodisciplinare |
| Language of instruction | Italian language. |
| Contents | Unit #1 (3.5 CFU): Digital Logic Design. Combinatorial logic and standard combinatorial components. Sequential Logic and standard sequential components. Unit #2 (3.5 CFU): Figures of Merit (FoM) of a logic family. Logic families. Unit #3 (2 CFU): Introduction to Programmable Systems. Laboratory of digital electronics based on microcontroller. |
| Reference texts | U.D. #1: F. Fummi, M. Lora, C. Silvano, Progettazione digitale, Mc Graw Hill (III edizione). M. Morris Mano, C.R. Kime, Reti Logiche (4a o 5a ed.), Pearson-Prentice Hall. U.D. #2: Angelo Geraci, Principi di elettronica dei sistemi digitali, McGraw-Hill. J. Rabaey, A. Chandrakasan, B. Nicolic, Circuiti integrati digitali - L'ottica del progettista, 2a ed., Pearson-Prentice Hall. U.D. #1-3: Lecture Notes and web link available on UNISTUDIUM - E-learning platform of the University of Perugia (https://www.unistudium.unipg.it/unistudium/). |
| Educational objectives | Main issues related to combinatorial and sequential logic circuits and their design flow; Figures of Merit (FoM) of a logic family and logic families; microcontroller architecture and tools design. Skills: requirements analysis, simple digital circuits and systems design (logic level); use of programmable system design tools (microcontrollers). Furthermore, the course contributes to achieving the following learning outcomes: integrating knowledge and handling complexity. |
| Prerequisites | The certificate of the course test on safety in the workplace is mandatory. To better understand the topics and achieve the learning objectives, a basic knowledge of Boolean algebra, computer architectures and operating systems, circuit theory, and C/C++ language is recommended. |
| Teaching methods | The lectures are organized as follows: - face-to-face lectures; - seminars - laboratory activities, dedicated to microcontrollers. The students will attend 10 lab sections, working on projects and problems. Support tools for teaching: blackboard and PC + projector, PC, development boards. |
| Other information | Class attendance is recommended: Semester II (for details please refer to the link https://www.ing.unipg.it/didattica/studiare-nei-nostri-corsi/orario-lezioni ). Any news will be communicated to the students and reported on the course web page (https://www.unistudium.unipg.it/ ). Information on support for students with disabilities and/or DSA is available on the website https://www.unipg.it/disabilita-e-dsa. |
| Learning verification modality | Expected learning is assessed through: i) written test, 3 questions/exercises (28 points; max 120 min) ii) drafting and discussion of a laboratory report (participation in at least 75% of the laboratories and drafting of the related group reports). Otherwise, the student must agree on a "custom" project with the teacher. The exam can only be recorded if the laboratory test is also passed. |
| Extended program | Unit #1 (3.5 CFU): Design of a digital component: abstraction and design flow steps. Combinatorial Logic (Logic signals and noise, Logical operations, Boolean Algebra, Minimization of logical functions, Karnaugh Maps) and standard combinatorial components (Decoder, Multiplexer, ..). Sequential Networks (Introduction and state machines) and standard sequential components (latches and flip-flops, hardware implementation of a sequential network). Unit #2 (3.5 CFU): Logic families and main characteristics. Figures of Merit (FoM) of a logic family (Logic levels. Noise margins. Output of a logic circuit. Supply voltages). DC Analysis using static characteristics (transfer static characteristics, input, and output static characteristics). Transient analysis (transition and propagation time). Regional MOSFET model. Resistive load (ratio) nMOS logic. CMOS logic: NOT logic gate and some basic configurations. Logic gate interfacing and bus. Unit #3 (2 CFU): Introduction to programmable systems: microcontroller architecture. Microcontroller-based digital electronics laboratory: design environment and project examples. |
| Obiettivi Agenda 2030 per lo sviluppo sostenibile | 4-Quality education 9- Industry, innovation and infrastructure |